

REMARKS

In the Office Action dated August 12, 2002, claims 20-22 were objected to; claims 1-22 were rejected under 35 U.S.C. § 102 over U.S. Patent No. 6,076,139 (Welker); and claim 23 was rejected under § 103(a) over Welker.

OBJECTIONS TO CLAIMS 20-22

Claims 20-22 have been amended to address the objection.

REJECTIONS UNDER 35 U.S.C. §§ 102 AND 103:

As amended, claim 1 is allowable over Welker. The Office Action pointed to the collection of the multi-channel memory interface 106 and Rambus channels 202-208 of Welker as disclosing the memory bus. 8/12/02 Office Action at 3. It is noted, however, that it is not the collection of Rambus channels 202-208 that forms the memory bus--more accurately, one Rambus channel is considered one memory bus. *See* Welker, 3:37 ("The Rambus channel is a synchronous high speed *bus* . . .") (emphasis added).

Welker fails to teach or suggest that a plurality of memory controllers are able to generate memory requests on a memory bus, where at least two of the memory controllers are adapted to generate concurrently pending memory requests on *the* memory bus. As shown in Figure 3 of Welker, only one memory interface control block (MIC) 310 is connected to one Rambus channel. There is no indication that two or more MICs 310 can generate requests on one Rambus channel.

Therefore, claim 1 is allowable over Welker.

With respect to independent claim 10, there is no teaching or suggestion in Welker of a system with a plurality of memory controllers connected to *a* memory bus, with each memory controller to monitor memory requests generated by *another memory controller* in performing memory-related actions. The Office Action pointed to the snoop controller 706 and the snoop cycles generated as teaching the memory controller monitoring memory requests generated by another memory controller. 8/12/02 Office Action at 6. This is incorrect. The snoop controller 706 in the MIC 310 snoops requests from bus masters (not other memory controllers). *See* Welker 8:49-9:49. Note that in claim 10, multiple memory controllers are connected to the *same* memory bus, with one

memory controller to monitor memory requests generated by another memory controller. This is not suggested by Welker.


Therefore, claim 10 is allowable over Welker. Independent claims 15 and 23 are similarly allowable over Welker.

All independent claims are allowable for the reasons set forth above. Dependent claims are allowable for at least the same reasons as corresponding independent claims.

Allowance of all claims is respectfully requested. The Commissioner is authorized to charge any additional fees and/or credit any overpayment to Deposit Account No. 50-1673 (9295).

Respectfully submitted,

Nov. 11, 2002
Date


Dan C. Hu, Reg. No. 40,025
Trop, Pruner & Hu, P.C.
8554 Katy Freeway, Ste. 100
Houston, TX 77024
713/468-8880
713/468-8883 [fax]



VERSION OF CLAIMS INDICATING CHANGES

New claims 24-30 have been added. Amend the claims as indicated below
(un-amended claims in smaller font):

- 1 1. (Amended) A system comprising:
2 a memory bus; and
3 a plurality of memory controllers, each memory controller to generate
4 memory requests on the memory bus according to a predetermined priority scheme,
5 at least two of the plurality of memory controllers adapted to generate
6 concurrently pending memory requests on the memory bus.

- 1 2. The system of claim 1, wherein the predetermined priority scheme comprises a time slot
2 priority scheme.

- 1 3. The system of claim 1, wherein the predetermined priority scheme comprises a request-
2 select priority scheme.

- 1 4. The system of claim 1, wherein the memory bus comprises a Rambus channel.

- 1 5. The system of claim 1, wherein each memory controller generates a memory request
2 during a different predetermined time slot.

- 1 6. The system of claim 1, wherein the memory bus comprises plural control portions, each
2 of the control portions associated with corresponding time slot priority schemes.

- 1 7. The system of claim 6, wherein the time slot priority schemes are staggered.

- 1 8. The system of claim 6, wherein the control portion comprise a row portion and a column
2 portion.

- 1 9. The system of claim 1, wherein the memory bus comprises plural portions, each portion
2 associated with a set of memory devices.

1 10. A system comprising:
2 a memory bus; and
3 a plurality of memory controllers connected to the memory bus, each memory controller
4 to monitor memory requests generated by another memory controller in performing memory-related
5 actions.

1 11. The system of claim 10, wherein the memory-related actions comprise a read-modify-
2 write transaction.

1 12. The system of claim 10, wherein the memory-related actions comprise a cache coherency
2 action.

1 13. The system of claim 10, wherein the memory-related actions comprise a memory request.

1 14. The system of claim 10, the memory controller to determine if the memory bus is
2 available based on outstanding requests from other memory controllers.

1 15. A method comprising:
2 providing multiple memory controllers on a memory bus;
3 generating requests, by the memory controllers, on the memory bus; and
4 each memory controller monitoring memory-related actions by at least another memory
5 controller.

1 16. The method of claim 15, wherein generating the requests comprises generating Rambus
2 command packets.

1 17. The method of claim 15, wherein generating the requests comprises the memory
2 controllers generating the requests one at a time according to a predetermined priority scheme.

1 18. The method of claim 17, wherein generating the requests comprises generating the
2 requests according to a time slot priority scheme.

1 19. The method of claim 17, wherein generating the requests comprises generating the
2 requests according to a request-select priority scheme.

1 20. (Amended) The method of claim 15, further comprising [a]each memory
2 controller determining when to generate a memory request based on the monitoring.

1 21. (Amended) The method of claim 15, further comprising [a]each memory
2 controller determining if a lock has been asserted due to presence of a read-modify-write
3 transaction.

1 22. (Amended) The method of claim 15, further comprising [a]each memory
2 controller performing a cache coherency action based on the monitoring.

1 23. An article comprising one or more storage media containing instructions that when
2 executed cause a memory controller to:
3 monitor memory requests from another memory controller on a memory bus;
4 determining if a memory request can be generated on the memory bus based on the
5 monitoring.

1 24. (New) The system of claim 1, wherein the plurality of memory controllers
2 are connected to the memory bus.

1 25. (New) The system of claim 1, wherein one of the at least two memory
2 controllers is adapted to generate its memory request on the memory bus before data is
3 returned for the memory request of the other one of the at least two memory controllers.

1 26. (New) The system of claim 10, wherein at least two of the memory
2 controllers are adapted to generate concurrently pending memory requests on the memory
3 bus.

1 27. (New) The system of claim 26, wherein one of the at least two memory
2 controllers is adapted to generate its memory request on the memory bus before data is
3 returned for the memory request of the other one of the at least two memory controllers.

1 28. (New) The method of claim 15, wherein generating the requests on the
2 memory bus comprises at least two of the memory controllers generating concurrently
3 pending requests on the memory bus.

1 29. (New) The method of claim 28, wherein generating concurrently pending
2 requests comprises one of the at least two memory controllers generating its request
3 before data is returned for the request of the other of the at least two memory controllers.

1 30. (New) The article of claim 23, wherein the memory controllers are
2 connected to the memory bus.